

Op-code	Destination	Source	ZNHC
ADC A,(HL)	A	(HL)	R0R0R2 1
ADC A,n8	A	8-bit integer	R0R0R2 2
ADC A,r8	A	A,B,C,D,E,H,L	R0R0R1 1
ADD A,(HL)	A	(HL)	R0R0R2 1
ADD A,n8	A	8-bit integer	R0R0R2 2
ADD A,r8	A	A,B,C,D,E,H,L	R0R0R1 1
ADD HL,r16	HL	BC,DE,SP	0R0R2 1
ADD SP,e8	SP	8-bit offset	0R0R4 2
AND (HL)	A	(HL)	R0102 1
AND n8	A	8-bit integer	R0102 2
AND r8	A	A,B,C,D,E,H,L	R0101 1
BIT n3,(HL)	Zero Flag	(HL)	R01 3 2
BIT n3,r8	Zero Flag	A,B,C,D,E,H,L	R01 2 2
CALL cc,n16	PC	16-bit addr	6/3 3
CALL n16	PC	16-bit addr	6 3
CCF	Carry Flag		00R1 1
CP (HL)	Flags	(HL)	R1R1R2 1
CP n8	Flags	8-bit integer	R1R1R2 2
CP r8	Flags	A,B,C,D,E,H,L	R1R1R1 1
CPL	A	A	111 1 1
DAA	A	A	R0R1 1
DEC (HL)	(HL)	(HL)	R1R1 3 1
DEC r16	BC,DE,HL,SP		2 1 1
DEC r8	A,B,C,D,E,H,L	A,B,C,D,E,H,L	R1R1 1 1
DI			1 1 1
EI			1 1 1
HALT			1 1 1
INC (HL)	(HL)	(HL)	R0R3 3 1
INC r16	BC,DE,HL,SP		2 1 1
INC r8	A,B,C,D,E,H,L	A,B,C,D,E,H,L	R0R1 1 1
JP (HL)	PC	(HL)	1 1 1
JP cc,n16	PC	16-bit addr	4/3 3
JP n16	PC	16-bit addr	4 3
JR cc,n8	PC	8-bit integer	3/2 2
JR n8	PC	8-bit integer	3 2
LD (C),A	(C)	A	2 1 1
LD (HL),n8	(HL)	8-bit integer	3 2
LD (HL),r8	(HL)	A,B,C,D,E,H,L	2 1 1
LD (n16),A	(16-bit addr)	A	4 3
LD (n16),SP	(16-bit addr)	SP	5 3
LD (r16),A	(BC),(DE),(HL)	A	2 1 1
LD A,(C)	(C)	(C)	2 1 1
LD A,(n16)	(16-bit addr)	A	4 3
LD A,(r16)	(BC),(DE),(HL)	A	2 1 1
LD HL,SP+e8	HL	SP+8-bit off	00R3 3 2
LD r16,n16	BC,DE,HL,SP		3 3
LD r8,(HL)	A,B,C,D,E,H,L	(HL)	2 1 1
LD r8,n8	A,B,C,D,E,H,L	8-bit integer	2 2
LD r8,r8	A,B,C,D,E,H,L	A,B,C,D,E,H,L	1 1 1
LD SP,HL	SP	HL	2 1 1
LDD (HL),A	(HL)	A	2 1 1
LDD A,(HL)	(HL)	(HL)	2 1 1
LDH (n8),A	(8-bit off)	A	3 2
LDH A,(n8)	(8-bit off)	A	3 2
LDI (HL),A	(HL)	A	2 1 1
LDI A,(HL)	(HL)	(HL)	2 1 1
NOP			1 1 1
OR (HL)	A	(HL)	R0002 1
OR n8	A	8-bit integer	R0002 2
OR r8	A	A,B,C,D,E,H,L	R0001 1
POP r16	AF,BC,DE,HL	(SP)	3 1
PUSH r16	(SP)	AF,BC,DE,HL	4 1
RES n3,(HL)	Bit in Memory	(HL)	3 2
RES n3,r8	Bit in Register	A,B,C,D,E,H,L	2 2
RET	PC		4 1
RET cc	PC	Condition Flag	5/2 1
RETI	PC		4 1
RL (HL)	(HL)	(HL)	R00R4 2
RL r8	A,B,C,D,E,H,L	A,B,C,D,E,H,L	R00R2 2
RLA	A	A	000R1 1
RLC (HL)	(HL)	(HL)	R00R4 2
RLC r8	A,B,C,D,E,H,L	A,B,C,D,E,H,L	R00R2 2
RLCA	A	A	000R1 1
RR (HL)	(HL)	(HL)	R00R4 2
RR r8	A,B,C,D,E,H,L	A,B,C,D,E,H,L	R00R2 2
RRA	A	A	000R1 1
RRC (HL)	(HL)	(HL)	R00R4 2
RRC r8	A,B,C,D,E,H,L	A,B,C,D,E,H,L	R00R2 2
RRC A	A	A	000R1 1
RST f	PC		4 1
SBC A,(HL)	A	(HL)	R1R1R2 1
SBC A,n8	A	8-bit integer	R1R1R2 2
SBC A,r8	A	A,B,C,D,E,H,L	R1R1R1 1
SCF	Carry Flag		0011 1
SET n3,(HL)	Bit in Memory	(HL)	3 2
SET n3,r8	Bit in Register	A,B,C,D,E,H,L	2 2
SLA (HL)	(HL)	(HL)	R00R4 2
SLA r8	A,B,C,D,E,H,L	A,B,C,D,E,H,L	R00R2 2
SRA (HL)	(HL)	(HL)	R00R4 2
SRA r8	A,B,C,D,E,H,L	A,B,C,D,E,H,L	R00R2 2
SRL (HL)	(HL)	(HL)	R00R4 2
SRL r8	A,B,C,D,E,H,L	A,B,C,D,E,H,L	R00R2 2
STOP			1 2
SUB (HL)	A	(HL)	R1R1R2 1
SUB n8	A	8-bit integer	R1R1R2 2
SUB r8	A	A,B,C,D,E,H,L	R1R1R1 1
SWAP (HL)	(HL)	(HL)	R0004 2
SWAP r8	A,B,C,D,E,H,L	A,B,C,D,E,H,L	R0002 2
XOR (HL)	A	(HL)	R0002 1
XOR n8	A	8-bit integer	R0002 2
XOR r8	A	A,B,C,D,E,H,L	R0001 1

Instruction	Description (except shifts & rotates)
ADC x,y	Add Y+CY to x
ADD x,y	Add y to x
AND x	AND x to A
BIT b,x	Test bit b of x
CALL c,x	If condition c is true call subroutine at x
CALL x	Call subroutine at x (push PC and jump to x)
CCF	Complement carry flag
CP x	Compare A with x
CPL	Complement A (1's complement)
DAA	Decimal adjust A (after add/sub of BCD data)
DEC x	Decrement x by 1
DI	Disable interrupts
EI	Enable interrupts
HALT	Halt (wait for interrupt or reset)
INC x	Increment x by 1
JP c,x	If condition c is true jump to location x
JP x	Jump to location x
JR c,d	If condition c is true jump relative by d
JR d	Jump relative by d
LD x,y	Load x with y (move y to x)
LDD x,y	Load A with (HL), DEC HL
LDI x,y	Load A with (HL), INC HL
NOP	No operation
OR x	OR x to A
POP x	Pop x from top of stack updating SP
PUSH x	Push x onto top of stack updating SP
RES b,x	Reset bit b of x (to 0)
RET	Return from subroutine (POP PC)
RET c	If condition c is true return from subroutine
RETI	Return from interrupt
RST x	Call subroutine at x (1 byte instruction)
SBC x	Subtract y+CY from x
SCF	Set carry flag (to 1)
SET b,x	Set bit b of x (to 1) instruction
STOP	Stop CPU until P1-P10 go high
SUB x	Subtract x from A
SWAP x	Swap register nibbles
XOR x	XOR x to A

Z80 Status Flags	Description
Z	Zero - Set when the result of a math operation is zero, or two values match for a CP operation.
N	6 Subtract - Set if a subtraction was performed in the last math operation.
H	5 Half-Carry - Set if a carry occurred from the lower nibble in the last math operation.
C	4 Carry - Set if a carry occurred in the last math operation, or if the accumulator A is less than value for a CP operation.




Z80 Status Flags	Bit	Value	Not Used
X	3		Not Used
X	2		Not Used
X	1		Not Used
X	0		Not Used

VRAM Memory Map	Address	Value
Tile Map 2	R/W	9C00-9FFF
Tile Map 1	R/W	9800-9BFF
Tiles 00-7F (FF40, bit4=0)	R/W	9000-97FF
Tiles 80-FF	R/W	8800-8FFF
Tiles 00-7F (FF40, bit4=1)	R/W	8000-87FF

Memory Map (Write Only)	Address	Value
Interrupt Enable	R/W	FFFF-FFFF
High RAM	R/W	FF00-FFFF
I/O Registers	R/W	FF00-FF7F
OAM RAM	R/W	FE00-FE9F
Low RAM	R/W	C000-DFFF
Cart RAM	R/W	A000-BFFF
Video RAM	R/W	8000-9FFF
ROM Bank #1 to n	R	4000-7FFF
ROM BANK #0	R	0000-3FFF
RAM/ROM Select (MBC1)	W	6000-7FFF
RAM Bank Select	W	4000-5FFF
ROM Bank Select MSB (MBC5)	W	3000-3FFF
ROM Bank Select LSB	W	2000-2FFF
RAM Bank Enable	W	0000-1FFF

Bit	Meaning
15	Unused
14-10	Blue Colour value (0 to 31)
9-5	Green Colour Value (0 to 31)
4-0	Red Colour Value (0 to 31)

Video Sizes	Pixels	Total
VRAM Width	256	32
VRAM Height	256	32
Screen Width	160	20
Screen Height	144	18



Byte	Bit	Purpose	Address
OAM RAM Attributes			
0	7	Y Coord	014F
1	7	X Coord	014E
2	7	Tile Index	014D
3	7	Priority	014C
3	6	Y Flip	014B
3	5	X Flip	014A
3	4	Palette Bank	0149
3	3	Tile Bank	0148
3	0-2	Palette Index	0147

Byte	Bit	Purpose	Comment
VRAM Attributes			
0	7	Tile Index	
1	7	Priority	1 = Tile is in front of objects
1	6	Y Flip	1 = Tile is flipped vertically
1	5	X Flip	1 = Tile is flipped horizontally
1	4	Not Used	Should be set to 0
1	3	Tile Bank	1 = Upper tile bank (GBC only)
1	0-2	Palette Index	

Description	Frequency/Time	1x Clocks	2x Clocks
Horizontal Scanline Time	108.7 μs	114	228
V-Blank Period (10 scanlines)	1087 μs	1140	2280
Mode 10	19.31 μs		
Mode 11	41.37 μs to 70.69 μs		
Mode 0 with 10 sprites per scanline	18.72 μs		
Mode 0 with no sprites per scanline	48.64 μs		
CPU Clock Speed	4.194/8.338 Mhz	1,048,576/sec	2,209,715/sec
Horizontal Sync Frequency	9198 Hz		
Vertical Sync Frequency	59.73 Hz	17555/frame	36995/frame

Register	Purpose	Comment	Bit	Addr Range
RAMG	RAM/Clock write protect	Write \$0A to enable		0000 1FFF
ROMB	ROM Bank Select	\$00 to \$7F = ROM Bank #		2000 3FFF
RAMB	RAM Bank/Clock Select	Note 1		4000 5FFF
CLKL	Clock latch	Note 2		6000 7FFF
SEC (\$08)	Seconds Counter			4000 5FFF
MIN (\$09)	Minutes Counter			4000 5FFF
HRS (\$0A)	Hours Counter			4000 5FFF
DAYL (\$0B)	Day Counter	LSB of Day Counter		4000 5FFF
DAYH (\$0C)	Day Counter/Control	MSB of Day Counter	0	4000 5FFF
		Start/Stop Clock Counter	6	4000 5FFF
		Day Counter Carry (Note 3)	7	4000 5FFF

Register	Purpose	Comment	Bit	Addr Range
RAMG	External RAM Select	Write \$0A to enable		0000 1FFF
ROMB0	ROM Bank Select	LSB of ROM Bank #		2000 3FFF
ROMB1	ROM Bank Select	MSB of ROM Bank #	0	3000 3FFF
RAMB	RAM Bank Select	Ram Bank # (Note 1)	0-3	4000 5FFF

Value	Gameboy Type
01	DMG (SGB)
FF	MGB (SGB2)
11	CGB

Register	Addr	Comment
Vertical Blank	\$40	Occurs ~59.7 times per second, lasts ~1.1ms
LCD Control	\$48	See STAT register
Timer Overflow	\$50	TIMA register has changed from SFF to S00
Serial I/O Complete	\$58	Serial Transfer is complete
JoyPad Pressed	\$60	High to low transition on pins P10-P13

CE	xx	ADC	A,Sxx	F3	DEC	SP	B0	OR	B	E7	RST	S18	
DE	xx	ADC	A,HL	F3	DEC	SP	B1	OR	C	E7	RST	S20	
DF	xx	ADC	A,HL	F4	DEC	SP	B2	OR	D	E7	RST	S28	
EA	xx	ADC	A,B	F6	HALT	E	B3	OR	E	F7	RST	S30	
EB	xx	ADC	A,C	F4	INC	(HL)	B4	OR	H	E7	RST	S38	
EC	xx	ADC	A,D	3C	INC	A	B5	OR	L	DE	xx	SBC	A,Sxx
ED	xx	ADC	A,E	04	INC	B	F1	POP	AF	9E	SBC	A,HL	
EE	xx	ADC	A,H	03	INC	BC	C1	POP	BC	9F	SBC	A,A	
EF	xx	ADC	A,L	02	INC	DE	E1	POP	DE	99	SBC	A,B	
F0	xx	ADC	A,Sxx	14	INC	D	E1	POP	HL	99	SBC	A,C	
F1	xx	ADC	A,HL	13	INC	DE	F5	PUSH	AF	9A	SBC	A,D	
F2	xx	ADC	A,HL	1C	INC	E	C5	PUSH	BC	9A	SBC	A,E	
F3	xx	ADC	A,B	24	INC	H	D5	PUSH	DE	9C	SBC	A,H	
F4	xx	ADC	A,C	23	INC	HL	D4	PUSH	HL	9C	SBC	A,HL	
F5	xx	ADC	A,D	2C	INC	L	86	RES	(HL)	37	SCF		
F6	xx	ADC	A,E	33	INC	SP	CB	7	RES	0,A	CB	6	
F7	xx	ADC	A,H	33	bb aa	JP	Saabb	RES	0,B	CB	7	SET	0,A
F8	xx	ADC	A,L	E9	JP	(HL)		RES	0,C	CB	0	SET	0,B
F9	xx	ADD	HL,BC	D8	bb aa	LD	(Saabb)	RES	0,D	CB	0	SET	0,C
FA	xx	ADD	HL,DE	D2	bb aa	JP	NC,Saabb	RES	0,E	CB	2	SET	0,D
FB	xx	ADD	HL,HL	C2	bb aa	JP	NZ,Saabb	RES	0,F	CB	3	SET	0,E
FC	xx	ADD	HL,SP	CA	bb aa	JP	Z,Saabb	RES	0,H	CB	4	SET	0,H
FD	xx	ADD	SP,xx	18	xx	JR	Sxx	RES	1,(HL)	CB	5	SET	1,A
FE	xx	AND	Sxx	38	xx	JR	NC,Sxx	RES	1,HL	CB	6	SET	1,(HL)
FF	xx	AND	(HL)	30	xx	JR	NC,Sxx	RES	1,B	CB	7	SET	1,A
00		AND	A	20	xx	JR	NC,Sxx	RES	1,C	CB	8	SET	1,B
01		AND	B	28	xx	JR	Z,Sxx	RES	1,D	CB	9	SET	1,C
02		AND	C	EA	bb aa	LD	(Saabb)	RES	1,E	CB	A	SET	1,D
03		AND	D	EA	bb aa	LD	(Saabb)	RES	1,F	CB	A	SET	1,E
04		AND	E	0A	xx	JR	(Sxx),A	RES	1,L	CB	CC	SET	1,H
05		AND	H	02	xx	JR	(BC),A	RES	1,L	CB	CD	SET	1,L
06		AND	L	E2		LD	(C),A	RES	2,A	CB	D6	SET	2,(HL)
07		AND	(HL)	12	xx	LD	(HL),Sxx	RES	2,B	CB	D9	SET	2,A
08		AND	(HL)	17	xx	LD	(HL),Sxx	RES	2,C	CB	D0	SET	2,B
09		AND	(HL)	22	xx	LD	(HL),A	RES	2,D	CB	D1	SET	2,C
0A		AND	(HL)	27	xx	LD	(HL),B	RES	2,E	CB	D2	SET	2,D
0B		AND	(HL)	32	xx	LD	(HL),C	RES	2,H	CB	D3	SET	2,E
0C		AND	(HL)	37	xx	LD	(HL),D	RES	2,H	CB	D4	SET	2,H
0D		AND	(HL)	42	xx	LD	(HL),E	RES	3,(HL)	CB	D5	SET	2,L
0E		AND	(HL)	47	xx	LD	(HL),H	RES	3,A	CB	DE	SET	3,(HL)
0F		AND	(HL)	52	xx	LD	(HL),L	RES	3,B	CB	DF	SET	3,A
10		AND	(HL)	57	xx	LD	(HL),A	RES	3,C	CB	D8	SET	3,B
11		AND	(HL)	62	xx	LD	(HL),B	RES	3,E	CB	DA	SET	3,D
12		AND	(HL)	67	xx	LD	(HL),C	RES	3,H	CB	DB	SET	3,E
13		AND	(HL)	72	xx	LD	(HL),D	RES	3,L	CB	DC	SET	3,H
14		AND	(HL)	77	xx	LD	(HL),E	RES	4,(HL)	CB	DD	SET	3,L
15		AND	(HL)	82	xx	LD	(HL),F	RES	4,A	CB	D7	SET	4,A
16		AND	(HL)	87	xx	LD	(HL),H	RES	4,A	CB	E7	SET	4,A
17		AND	(HL)	92	xx	LD	(HL),L	RES	4,A	CB	E0	SET	4,A
18		AND	(HL)	97	xx	LD	(HL),A	RES	4,C	CB	E0	SET	4,A
19		AND	(HL)	0A	xx	JR	NC,Sxx	RES	4,A	CB	E7	SET	4,A
1A		AND	(HL)	0E	xx	JR	NC,Sxx	RES	4,A	CB	E0	SET	4,A
1B		AND	(HL)	12	xx	JR	NC,Sxx	RES	4,A	CB	E7	SET	4,A
1C		AND	(HL)	17	xx	JR	NC,Sxx	RES	4,A	CB	E0	SET	4,A
1D		AND	(HL)	22	xx	JR	NC,Sxx	RES	4,A	CB	E7	SET	4,A
1E		AND	(HL)	27	xx	JR	NC,Sxx	RES	4,A	CB	E0	SET	4,A
1F		AND	(HL)	32	xx	JR	NC,Sxx	RES	4,A	CB	E7	SET	4,A
20		AND	(HL)	37	xx	JR	NC,Sxx	RES	4,A	CB	E0	SET	4,A
21		AND	(HL)	42	xx	JR	NC,Sxx	RES	4,A	CB	E7	SET	4,A
22		AND	(HL)	47	xx	JR	NC,Sxx	RES	4,A	CB	E0	SET	4,A
23		AND	(HL)	52	xx	JR	NC,Sxx	RES	4,A	CB	E7	SET	4,A
24		AND	(HL)	57	xx	JR	NC,Sxx	RES	4,A	CB	E0	SET	4,A
25		AND	(HL)	62	xx	JR	NC,Sxx	RES	4,A	CB	E7	SET	4,A
26		AND	(HL)	67	xx	JR	NC,Sxx	RES	4,A	CB	E0	SET	4,A
27		AND	(HL)	72	xx	JR	NC,Sxx	RES	4,A	CB	E7	SET	4,A
28		AND	(HL)	77	xx	JR	NC,Sxx	RES	4,A	CB	E0	SET	4,A
29		AND	(HL)	82	xx	JR	NC,Sxx	RES	4,A	CB	E7	SET	4,A
2A		AND	(HL)	87	xx	JR	NC,Sxx	RES	4,A	CB	E0	SET	4,A
2B		AND	(HL)	92	xx	JR	NC,Sxx	RES	4,A	CB	E7	SET	4,A
2C		AND	(HL)	97	xx	JR	NC,Sxx	RES	4,A	CB	E0	SET	4,A
2D		AND	(HL)	0A	xx	JR	NC,Sxx	RES	4,A	CB	E7	SET	4,A
2E		AND	(HL)	0E	xx	JR	NC,Sxx	RES	4,A	CB	E0	SET	4,A
2F		AND	(HL)	12	xx	JR	NC,Sxx	RES	4,A	CB	E7	SET	4,A
30		AND	(HL)	17	xx	JR	NC,Sxx	RES	4,A	CB	E0	SET	4,A
31		AND	(HL)	22	xx	JR	NC,Sxx	RES	4,A	CB	E7	SET	4,A
32		AND	(HL)	27	xx	JR	NC,Sxx	RES	4,A	CB	E0	SET	4,A
33		AND	(HL)	32	xx	JR	NC,Sxx	RES	4,A	CB	E7	SET	4,A
34		AND	(HL)	37	xx	JR	NC,Sxx	RES	4,A	CB	E0	SET	4,A
35		AND	(HL)	42	xx	JR	NC,Sxx	RES	4,A	CB	E7	SET	4,A
36		AND	(HL)	47	xx	JR	NC,Sxx	RES	4,A	CB	E0	SET	4,A
37		AND	(HL)	52	xx	JR	NC,Sxx	RES	4,A	CB	E7	SET	4,A
38		AND	(HL)	57	xx	JR	NC,Sxx	RES	4,A	CB	E0	SET	4,A
39		AND	(HL)	62	xx	JR	NC,Sxx	RES	4,A	CB	E7	SET	4,A
3A		AND	(HL)	67	xx	JR	NC,Sxx	RES	4,A	CB	E0	SET	4,A
3B		AND	(HL)	72	xx	JR	NC,Sxx	RES	4,A	CB	E7	SET	4,A
3C		AND	(HL)	77	xx	JR	NC,Sxx	RES	4,A	CB	E0	SET	4,A
3D		AND	(HL)	82	xx	JR	NC,Sxx	RES	4,A	CB	E7	SET	4,A
3E		AND	(HL)	87	xx	JR	NC,Sxx	RES	4,A	CB	E0	SET	4,A
3F		AND	(HL)	92	xx	JR	NC,Sxx	RES	4,A	CB	E7	SET	4,A
40		AND	(HL)	97	xx	JR	NC,Sxx	RES	4,A	CB	E0	SET	4,A
41		AND	(HL)	0A	xx	JR	NC,Sxx	RES	4,A	CB	E7	SET	4,A
42		AND	(HL)	0E	xx	JR	NC,Sxx	RES	4,A	CB	E0	SET	4,A
43		AND	(HL)	12	xx	JR	NC,Sxx	RES	4,A	CB	E7	SET	4,A
44		AND	(HL)	17	xx	JR	NC,Sxx	RES	4,A	CB	E0	SET	4,A
45		AND	(HL)	22	xx	JR	NC,Sxx	RES	4,A	CB	E7	SET	4,A
46		AND	(HL)	27	xx	JR	NC,Sxx	RES	4,A	CB	E0	SET	4,A
47		AND	(HL)	32	xx	JR	NC,Sxx	RES	4,A	CB	E7	SET	4,A
48		AND	(HL)	37	xx	JR	NC,Sxx	RES	4,A	CB	E0	SET	4,A
49		AND	(HL)	42	xx	JR	NC,Sxx	RES	4,A	CB	E7	SET	4,A
4A		AND	(HL)	47	xx	JR	NC,Sxx	RES	4,A	CB	E0	SET	4,A
4B		AND	(HL)	52	xx	JR	NC,Sxx	RES	4,A	CB	E7	SET	4,A
4C		AND	(HL)	57	xx	JR	NC,Sxx	RES	4,A	CB	E0	SET	4,A
4D		AND	(HL)	62	xx	JR	NC,Sxx	RES	4,A	CB	E7	SET	4,A
4E		AND	(HL)	67	xx	JR	NC,Sxx	RES	4,A	CB	E0	SET	4,A
4F		AND	(HL)	72	xx	JR	NC,Sxx	RES	4,A	CB	E7	SET	4,A
50		AND	(HL)	77	xx	JR	NC,Sxx	RES	4,A	CB	E0	SET	4,A
51		AND	(HL)	82	xx	JR	NC,Sxx	RES	4,A	CB	E7	SET	4,A
52		AND	(HL)	87	xx	JR	NC,Sxx	RES	4,A	CB	E0	SET	4,A
53		AND	(HL)	92	xx	JR	NC,Sxx	RES	4,A	CB	E7	SET	4,A
54		AND	(HL)	97	xx	JR	NC,Sxx	RES	4,A	CB	E0	SET	4,A
55		AND	(HL)	0A	xx	JR	NC,Sxx	RES	4,A	CB	E7	SET	4,A
56		AND	(HL)	0E	xx	JR	NC,Sxx	RES	4,A	CB	E0	SET	4,A
57		AND	(HL)	12	xx	JR	NC,Sxx	RES	4,A	CB	E7	SET	4,A
58		AND	(HL)	17	xx	JR	NC,Sxx	RES	4,A	CB	E0	SET	4,A
59		AND	(HL)	22	xx	JR	NC,Sxx	RES	4,A	CB	E7	SET	4,A
5A		AND	(HL)	27	xx	JR	NC,Sxx	RES	4,A	CB	E0	SET	4,A
5B		AND	(HL)	32	xx	JR	NC,Sxx	RES	4,A	CB	E7	SET	4,A
5C		AND	(HL)	37	xx	JR	NC,Sxx	RES	4,A	CB	E0	SET	4,A
5D		AND	(HL)	42	xx	JR	NC,Sxx	RES	4,A	CB	E7	SET	4,A
5E		AND	(HL)	47	xx	JR	NC,Sxx	RES	4,A	CB	E0	SET	4,A
5F		AND	(HL)	52	xx	JR	NC,Sxx	RES	4,A	CB	E7	SET	4,A
60		AND	(HL)	57	xx	JR	NC,Sxx	RES	4,A	CB	E0	SET	4,A
61		AND	(HL)	62	xx	JR	NC,Sxx	RES	4,A	CB	E7	SET	4,A
62		AND	(HL)	67	xx	JR	NC,Sxx	RES	4,A	CB	E0	SET	4,A
63		AND	(HL)	72	xx	JR	NC,Sxx	RES	4,A	CB	E7	SET	4,A
64		AND	(HL)	77	xx	JR	NC,Sxx	RES	4,A	CB	E0	SET	4,A
65		AND	(HL)	82	xx	JR	NC,Sxx	RES	4,A	CB	E7	SET	4,A
66		AND	(HL)	87	xx	JR	NC,Sxx	RES	4,A	CB	E0	SET	4,A
67		AND	(HL)	92	xx	JR	NC,Sxx	RES	4,A	CB	E7	SET	4,A
68		AND	(HL)	97	xx	JR	NC,Sxx	RES	4,A	CB	E0	SET	4,A
69		AND	(HL)	0A	xx	JR	NC,Sxx	RES	4,A	CB	E7	SET	4,A
6A		AND	(HL)	0E	xx	JR	NC,Sxx	RES	4,A	CB	E0	SET	4,A
6B		AND	(HL)	12	xx	JR	NC,Sxx	RES	4,A	CB	E7	SET	4,A
6C		AND	(HL)	17	xx	JR	NC,Sxx	RES	4,A	CB	E0	SET	4,A
6D													

Register	Purpose	Comment	Access	Bit	Address	Register	Purpose	Comment	Access	Bit	Address	
P1	Read Joypad Info	P1F_5	W	5	FF00	NR10	Audio Sweep	Sweep time	R/W	4-6	FF10	
		P1F_4	W	4				Sweep increase/decrease	R/W	3		
		P1F_3	R	3				Sweep shift	R/W	0-2		
		P1F_2	R	2				Wave pattern duty	R/W	6-7	FF11	
		P1F_1	R	1				Sound length data	R/W	0-5		
		P1F_0	R	0		NR12	Envelope Chan #1	Initial value of envelope	R/W	4-7	FF12	
			R/W					Envelope Up/Down	R/W	3		
SB	Serial Transfer Data		R/W		FF01			Number of envelope sweep	R/W	0-2		
SC	Serial I/O Control		R/W		FF02	NR13	Sound Freq #1	Frequency LSB	W		FF13	
DIV	Timer Divider		R/W		FF04	NR14	Sound Freq #1	Initialise	W	7	FF14	
TIMA	Timer Counter		R/W		FF05			Counter/consecutive selection	W	6		
TMA	Timer Modulo		R/W		FF06			Frequency significant 3 bits	W	0-2		
TAC	Timer Control	Timer start/stop	R/W	2	FF07	NR21	Audio Chan #2	Wave pattern duty	R/W	6-7	FF16	
		Timer speed	R/W	0-1				Sound length data	R/W	0-5		
IF	Interrupt Flag		R/W		FF0F	NR22	Envelope Chan #2	Initial value of envelope	R/W	4-7	FF17	
LCDC	LCD Control	LCD On/Off	R/W	7	FF40			Envelope Up/Down	R/W	3		
		Window Addr	R/W	6				Number of envelope sweep	R/W	0-2		
		Window On/Off	R/W	5								
		Background Addr	R/W	3-4			NR23	Sound Freq #2	Frequency LSB	W		FF18
		Object Size	R/W	2			NR24	Sound Freq #2	Initialise	W	7	FF19
		Object On/Off	R/W	1				Counter/consecutive selection	W	6		
		Background On/Off	R/W	0				Frequency significant 3 bits	W	0-2		
STAT	LCD Status	LYCEQULY Coincidence	R/W	6	FF41	NR30	Audio Chan #3	Sound On/Off	R/W	7	FF1A	
		Mode 10	R/W	5		NR31	Sound Len #2	Sound length	R/W		FF1B	
		Mode 01 (V-Blank)	R/W	4		NR32	Volume #3	Select output level	R/W	5-6	FF1C	
		Mode 00 (H-Blank)	R/W	3		NR33	Sound Freq #3	Frequency LSB	W		FF1D	
		Coincidence Flag	R/W	2		NR34	Sound Freq #3	Initialise	W	7	FF1E	
		OAM/VRAM Lock	R/W	0-1				Counter/consecutive selection	W	6		
			R/W					Frequency significant 3 bits	W	0-2		
SCY	Scroll Screen Y	Vertical scroll	R/W		FF42	NR41	Sound Len #4	Sound length	R/W	0-5	FF20	
SCX	Scroll Screen X	Horizontal scroll	R/W		FF43	NR42	Envelope #4	Initial value of envelope	R/W	4-7	FF21	
LY	LCDC Y-Coord		R/W		FF44			Envelope Up/Down	R/W	3		
LYC	LY Compare		R/W		FF45			Number of envelope sweep	R/W	0-2		
DMA	DMA Transfer		R/W		FF46	NR43	Audio Counter	Freq of polynomial counter	R/W	4-7	FF22	
BGP	BG Palette Data		R/W		FF47			Polynomial counter's step	R/W	3		
OBP0	Obj Palette 0 Data		R/W		FF48			Dividing ratio of freq	R/W	0-2		
OBP1	Obj Palette 1 Data		R/W		FF49	NR44	Audio Control	Initialise audio	R/W	7	FF23	
WY	Window Y Pos		R/W		FF4A			Counter/consecutive selection	R/W	6		
WX	Window X Pos		R/W		FF4B	NR50	Channel Control	Vin SO2 On/Off	R/W	7	FF24	
KEY1	CPU Speed Select	GBC only	R/W		FF4D			SO2 output volume	R/W	4-6		
VBK	VRAM Bank Select	GBC only	R/W		FF4F			Vin SO1 On/Off	R/W	3		
HDMA1	HBL General DMA	GBC only	R/W		FF51			SO1 output volume	R/W	0-2		
HDMA2	HBL General DMA	GBC only	R/W		FF52	NR51	Sound Output	Output sound 4 to SO2	R/W	7	FF25	
HDMA3	HBL General DMA	GBC only	R/W		FF53			Output sound 3 to SO2	R/W	6		
HDMA4	HBL General DMA	GBC only	R/W		FF54			Output sound 2 to SO2	R/W	5		
HDMA5	HBL General DMA	GBC only	R/W		FF55			Output sound 1 to SO2	R/W	4		
RP	Infrared Comms	GBC only	R/W		FF56			Output sound 4 to SO1	R/W	3		
BCPS	Bkg Colour Index	GBC only	R/W		FF68			Output sound 3 to SO1	R/W	2		
BCPD	Bkg Colour Data	GBC only	R/W		FF69			Output sound 2 to SO1	R/W	1		
OCP5	Obj Colour Index	GBC only	R/W		FF6A			Output sound 0 to SO1	R/W	0		
OCPD	Obj Colour Data	GBC only	R/W		FF6B	NR52	Sound On/Off	All Channels On/Off	R/W	7	FF26	
SVBK	RAM Bank Select	GBC only	R/W		FF70			Channel #4 On/Off	R/W	3		
IE	Interrupt Enable	HILO Transition	R/W	4	FFFF			Channel #3 On/Off	R/W	2		
		Serial I/O Transfer Done	R/W	3				Channel #2 On/Off	R/W	1		
		Timer Overflow	R/W	2				Channel #1 On/Off	R/W	0		
		LCDC	R/W	1								
		VBL	R/W	0			AUD3WAVRAM	Sound sample RAM(16 bytes)	R/W		FF3F	

DMA Precautions	
Do not switch ROM Banks if the DMA source address is in the high ROM.	4000-7FFF
Do not switch RAM Banks if the DMA source address is in the WRAM.	D000-DFFF
Do not switch VRAM Banks until HDMA has completed.	8000-9FFF
Source & Destination address must be 256-byte aligned.	xx00
HALT cannot be used while a HDMA transfer is taking place.	
HDMA must complete before another is initiated or HDMA registers are altered.	
Transfer length must be correct. \$80 = 16 bytes, \$81 = 32 bytes, \$82 = 48 bytes.	
Bit 7 of HDMA 5 is clear during HDMA transfer, set on completion.	FF55
GDMA is only reliable during VBL when LCD is enabled.	
CPU halts until GDMA completes.	
GDMA transfer time in 1xCPU mode. n = # of 16-bytes block to transfer.	220+n*7.63µs
GDMA transfer time in 2xCPU mode. n = # of 16-byte blocks to transfer.	110+n*7.63µs

Note	GB	Hz	Note	GB	Hz
C 0		8.176	E5	1650	329.63
C# 0		8.662	F5	1673	349.23
D 0		9.177	F#5	1694	369.99
D# 0		9.723	G 5	1714	391.99
E 0		10.301	G# 5	1732	415.31
F 0		10.913	A 5	1750	440.00
F# 0		11.562	A# 5	1767	466.16
G 0		12.250	B 5	1783	493.88
G# 0		12.978	C 6	1798	523.25
A 0		13.750	C# 6	1812	554.37
A# 0		14.568	D 6	1825	587.33
B 0		15.434	D# 6	1837	622.25
C 1		16.352	E 6	1849	659.26
C# 1		17.324	F 6	1860	698.46
D 1		18.354	F# 6	1871	739.99
D# 1		19.445	G 6	1881	783.99
E 1		20.601	G# 6	1890	830.61
F 1		21.826	A 6	1899	880.00
F# 1		23.124	A# 6	1907	932.32
G 1		24.499	B 6	1915	987.77
G# 1		25.956	C 7	1923	1046.5
A 1		27.500	C# 7	1930	1108.7
A# 1		29.135	D 7	1936	1174.7
B 1		30.867	D# 7	1943	1244.5
C 2		32.703	E 7	1949	1318.5
C# 2		34.648	F 7	1954	1396.9
D 2		36.708	F# 7	1959	1480.0
D# 2		38.890	G 7	1964	1568.0
E 2		41.203	G# 7	1969	1661.2
F 2		43.653	A 7	1974	1760.0
F# 2		46.249	A# 7	1978	1864.7
G 2		48.999	B 7	1982	1975.5
G# 2		51.913	C 8	1985	2093.0
A 2		55.000	C# 8	1988	2217.5
A# 2		58.270	D 8	1992	2349.3
B 2		61.735	D# 8	1995	2489.0
C 3	44	65.406	E 8	1998	2637.0
C# 3	156	69.295	F 8	2001	2793.8
D 3	262	73.416	F# 8	2004	2960.0
D# 3	363	77.781	G 8	2006	3136.0
E 3	457	82.406	G# 8	2009	3322.4
F 3	547	87.307	A 8	2011	3520.0
F# 3	631	92.499	A# 8	2013	3729.3
G 3	710	97.998	B 8	2015	3951.1
G# 3	786	103.82	C 9		4186.0
A 3	854	110.00	C# 9		4434.9
A# 3	923	116.54	D 9		4698.6
B 3	986	123.47	D# 9		4978.0
C 4	1046	130.81	E 9		5274.0
C# 4	1102	138.59	F 9		5587.7
D 4	1155	146.83	F# 9		5919.9
D# 4	1205	155.56	G 9		6271.9
E 4	1253	164.81	G# 9		6644.9
F 4	1297	174.61	A 9		7040.0
F# 4	1339	184.99	A# 9		7458.6
G 4	1379	195.99	B 9		7902.1
G# 4	1417	207.65	C 10		8372.0
A 4	1452	220.00	C# 10		8869.8
A# 4	1486	233.08	D 10		9397.3
B 4	1517	246.94	D# 10		9956.1
C 5	1546	261.63	E 10		10548.1
C# 5	1575	277.18	F 10		11175.3
D 5	1602	293.66	F# 10		11839.8
D# 5	1627	311.13	G 10		12543.9

```

BC contains 16-bit unsigned value X
DE contains 16-bit unsigned value Y
X < Y LD A,B ; get MSB of value X
CP D ; compare with MSB of value Y
JR NZ,is_greater ; not equal, test for greater than
LD A,C ; get LSB of value X
CP E ; compare with LSB of value Y
is_greater:
JR NC,not_less_than ; LSB/MSB not less than, expr not equal
CALL condition_true ; X < Y, condition is true
not_less_than:
X == Y LD A,C ; get LSB of value X
CP E ; compare with LSB of value Y
JR NZ,not_equal ; not equal, condition failed
LD A,B ; get MSB of value X
CP D ; compare with MSB of value Y
JR NZ,not_equal ; LSB/MSB not less than, expr not equal
CALL condition_true ; X == Y, condition is true
not_equal:
X <= Y LD A,B ; get MSB of value X
CP D ; compare with MSB of value Y
JR NZ,is_less_than ; not equal? Maybe less than
LD A,C ; get LSB of value X
CP E ; compare with LSB of value Y
is_less_than:
JR C,not_lt_or_eq ; LSB/MSB not less than or equal?
CALL condition_true ; X <= Y, condition is true
not_lt_or_eq:

```

```

BC contains 16-bit signed value X
DE contains 16-bit signed value Y
X < Y LD A,B ; get MSB of value X
ADD $80 ; flip sign bit of MSB
LD L,A ; save signed MSB value for later
LD A,D ; get MSB of value Y
ADD $80 ; flip sign bit of MSB
CP L ; compare LSB of value X & value Y
JR NZ,.different ; equal? no, so test for less than
LD A,E ; get LSB of value Y
CP C ; compare LSB of value X & value Y
.different:
JP NC,.greater ; less than? no, so value X >= value Y
CALL condition_true ; X < Y, condition is true
.greater:
X == Y LD A,C ; get LSB of value X
CP E ; compare with LSB of value Y
JP NZ,.different ; equal? No, so test is false
LD A,B ; get MSB of value X
CP D ; compare with MSB of value Y
JP NZ,.different ; equal? no, so test is false
CALL condition_true ; X == Y, condition is true
.different:
X <= Y LD A,D ; get MSB of value Y
ADD $80 ; flip sign bit of MSB
LD L,A ; save signed MSB value for later
LD A,B ; get MSB of value X
ADD $80 ; flip sign bit of MSB
CP L ; compare MSB of value X & value Y
JR NZ,.different ; equal? no, so test for greater than
LD A,C ; get LSB of value X
CP E ; compare with LSB of value Y
.different:
JP C,.greater ; greater? yes, so value X > value Y
CALL condition_true ; X <= Y, condition is true
.greater:

```

```

A contains an unsigned 8-bit number
C contains an unsigned 8-bit number
X < Y CP C ; compare X & Y
JP NC,.less ; carry? no, so Y >= X
JP Z,.equal ; equal? yes, so X == Y
CALL condition_true ; X < Y, condition is true
.less:
.equal:
X <= Y CP C ; compare X & Y
JP NC,.greater ; carry? no, so Y > X
CALL condition_true ; X <= Y, condition is true
.greater:
X == Y CP C ; compare X & Y
JP NZ,.not_equal ; equal? No, so X <> Y
CALL condition_true ; X == Y, condition is true
.not_equal:
X <> Y CP C ; compare X & Y
JP Z,.equal ; equal? yes, so X == Y
CALL condition_true ; X <> Y, condition is true
.equal:
X > Y CP C ; compare X & Y
JP C,.greater ; carry? yes, so Y > X
JP Z,.equal ; equal? yes, so X == Y
CALL condition_true ; X > Y, condition is true
.greater:
.equal:
X >= Y CP C ; compare X & Y
JP C,.less ; carry? yes, so Y > X
CALL condition_true ; X >= Y, condition is true
.greater:

```

```

8-bit Unsigned Comp
A<B JP C,yes
A<=B JP C,yes
JP Z,yes
A=B JP Z,yes
A>B JP NZ,yes
A>=B JP NC,yes
A>B JR C,3
JP NZ,yes

```

```

Vertical
vram_addr = 0x9800 | (vram_addr & 0x0300) ;
LD A,[vram_addr_MSB] ; get msb of vram addr
AND $03 ; vram is $9800 to $9BFF
OR $98 ; add on start of vram
LD [vram_addr_MSB],A ; store msb of vram addr (4)
Horizontal VRAM Wrap VRAM Wrap
vram_addr = (vram_addr & 0xFFE0) | (vram_addr & 0x1F)
LD A,[vram_addr_LSB] ; get lsb of vram addr (4)
LD B,A ; copy lsb of vram addr (1)
AND $E0 ; mask row start addr (2)
LD C,A ; save result (1)
LD A,B ; get lsb of vram addr (1)
AND $1F ; calculate col offset (1)
OR C ; add row start addr (1)
LD [vram_addr_LSB],A ; store lsb of vram addr (4)
Handling VRAM
Col/Row Wrap
col = col & 0x1F ; // row = row & 0x1F ;
LD A,[col] ; get column (or row) (4)
AND $1F ; keep it inside of vram (2)
LD [col],A ; store column (or row) (4)
Col & Row To VRAM Addr
vram_addr = 0x9800 | (col | ((UWORD)(row) << 5)) ;
LD A,[row] ; get row (4)
SWAP ; x 16 (2)
RLC ; x 32 (2)
LD C,A ; save result for later (1)
AND $03 ; calc msb vram row start (2)
ADD $98 ; add start of vram (2)
LD B,A ; set msb of vram ptr (1)
LD A,$E0 ; lsb vram row start mask (2)
AND C ; calc lsb vram row start (1)
LD C,A ; save lsb vram row start (1)
LD A,[col] ; get column (4)
ADD C ; add lsb vram row start (1)
LD C,A ; BC contains vram addr (1)

```