

T-46-23-17

HYUNDAI
SEMICONDUCTOR

HY534256

256K × 4-Bit CMOS DRAM

M181202B-JAN92

DESCRIPTION

The HY534256 is a high speed, low power 262,144 × 4 bit CMOS dynamic random access memory. Fabricated with the HYUNDAI CMOS process, the HY534256 offers a fast page mode for high bandwidth operation, fast usable speed, CMOS standby current, and inherently high CMOS reliability.

All inputs and outputs are TTL compatible. Fast page mode operation allows random or sequential access of up to 512(×4)bits within a row with cycle times as fast as 40ns.


The HY534256 design is optimized for cache based mainframe and minicomputers, graphics, digital signal processing, and high performance microprocessor systems.

FEATURES


- Low power dissipation
 - Operating current, 100ns : 60mA(max.)
 - TTL standby current : 2mA(max.)
 - CMOS standby current : 1mA(max.)
- Read-Modify-Write capability
- RAS-only, Hidden, CAS-before-RAS refresh capability
- Fast Page mode operation for a sustained data rate up to 25 MHz
- 512 refresh cycles/8 ms
- High reliability 300 mil 20 pin P-DIP and 20/26 pin SOJ
- Fast access time and cycle time (ns)

	HY534256-60	HY534256-70	HY534256-80	HY534256-10
Max RAS Access Time, t _{RAC}	60	70	80	100
Max CAS Access Time, t _{CAC}	20	20	20	25
Min Fast Page Mode Cycle Time, t _{PC}	40	40	45	55
Min Cycle Time, t _{RC}	120	130	150	180

BLOCK DIAGRAM



PIN CONNECTIONS



PIN NAMES

RAS	ROW ADDRESS STROBE
CAS	COLUMN ADDRESS STROBE
WE	WRITE ENABLE
OE	OUTPUT ENABLE
A ₀ -A ₈	ADDRESS INPUT
I/O ₀ -I/O ₃	DATA INPUT/OUTPUT
V _{DD}	POWER(+5V)
V _{SS}	GROUND

HY534256 262,144×4-Bit CMOS DRAM

T-46-23-17

ABSOLUTE MAXIMUM RATINGS

SYMBOL	PARAMETER	RATING	UNIT
T _A	Ambient Temperature	0 to 70	°C
T _{STG}	Storage Temperature	-55 to 150	°C
V _{TERM}	Voltage on Any Pin Relative to V _{SS}	-1.0 to 7.0	V
V _{DD}	Voltage on V _{DD} Relative to V _{SS}	-1.0 to 7.0	V
I _{OUT}	Short Circuit Output Current	50	mA
P _T	Power Dissipation	0.6	W

NOTE : Stress above those listed under "Absolute Maximum Ratings" might cause permanent damage to the device.

DC CHARACTERISTICS

(T_A=0 °C to 70 °C, V_{DD}=5V±10%, V_{SS}=0V, unless otherwise noted.)

SYMBOL	PARAMETER	TEST CONDITIONS	SPEED	HY534256		UNIT	NOTE
				MIN.	MAX.		
I _{LI}	Input Leakage Current(any input pin)	V _{SS} ≤ V _{IN} ≤ V _{DD}		-	10	μA	
I _{LO}	Output Leakage Current for High Impedance State	V _{SS} ≤ V _{OUT} ≤ V _{DD} RAS, CAS at V _{IH}		-	10	μA	
I _{DD1}	V _{DD} Supply Current, Operating	t _{RC} =t _{RC} (min.)	-60	-	90	mA	1,2
			-70	-	80		
			-80	-	70		
			-10	-	60		
I _{DD2}	V _{DD} Supply Current, TTL Standby	RAS, CAS at V _{IH} , other inputs ≥ V _{SS}		-	2	mA	
I _{DD3}	V _{DD} Supply Current, RAS-only Refresh	t _{RC} =t _{RC} (min.)	-60	-	90	mA	2
			-70	-	80		
			-80	-	70		
			-10	-	60		
I _{DD4}	V _{DD} Supply Current, Fast Page Mode	Minimum Cycle	-60	-	70	mA	1,2
			-70	-	60		
			-80	-	50		
			-10	-	40		
I _{DD5}	V _{DD} Supply Current, CMOS Standby	RAS ≥ V _{DD} -0.2V, CAS = V _{IH} , other inputs ≥ V _{SS}		-	1	mA	
I _{DD6}	V _{DD} Supply Current, CAS-Before-RAS Refresh	t _{RC} =t _{RC} (min.)	-60	-	90	mA	2
			-70	-	80		
			-80	-	70		
			-10	-	60		
V _{IL}	Input Low Voltage(all inputs)			-1	0.8	V	
V _{IH}	Input High Voltage(all inputs)			2.4	V _{DD} +1	V	
V _{OL}	Output Low Voltage	I _{OL} =4.2mA		-	0.4	V	
V _{OH}	Output High Voltage	I _{OH} =-5mA		2.4	-	V	

NOTES :

1. I_{DD} is dependent on output loading when the device output is selected. Specified I_{DD}(max.) is measured with output open.
2. I_{DD} is dependent upon the number of address transitions. Specified I_{DD}(max.) is measured with a maximum of two transitions per address cycle in fast page mode.

HY534256 262,144×4-Bit CMOS DRAM

T-46-23-17

AC CHARACTERISTICS

(T_A=0 °C to 70 °C, V_{DD}=5V±10%, V_{SS}=0V, unless otherwise noted.)

#	SYMBOL	PARAMETER	HY534256								UNIT	NOTE
			60		70		80		10			
			MIN.	MAX.	MIN.	MAX.	MIN.	MAX.	MIN.	MAX.		
1	t _{RAS}	RAS Pulse Width	60	10K	70	10K	80	10K	100	10K	ns	
2	t _{RC}	Random Read or Write Cycle Time	120	—	130	—	150	—	180	—	ns	
3	t _{RP}	RAS Precharge Time	50	—	50	—	60	—	70	—	ns	
4	t _{CSH}	CAS Hold Time	60	—	70	—	80	—	100	—	ns	
5	t _{CAS}	CAS Pulse Width	20	10K	20	10K	20	10K	25	10K	ns	
6	t _{RCD}	RAS to CAS Delay	20	40	20	50	20	60	25	75	ns	2
7	t _{RCS}	Read Command Set-up Time	0	—	0	—	0	—	0	—	ns	
8	t _{ASR}	Row Address Set-up Time	0	—	0	—	0	—	0	—	ns	
9	t _{RAH}	Row Address Hold Time	10	—	10	—	10	—	15	—	ns	
10	t _{ASC}	Column Address Set-up Time	0	—	0	—	0	—	0	—	ns	
11	t _{CAH}	Column Address Hold Time	15	—	15	—	15	—	20	—	ns	
12	t _{RSH}	RAS Hold Time	20	—	20	—	20	—	25	—	ns	
13	t _{CRP}	CAS to RAS Precharge Time	5	—	5	—	5	—	5	—	ns	
14	t _{RCH}	Read Command Hold Time Referenced to CAS	0	—	0	—	0	—	0	—	ns	8
15	t _{RRH}	Read Command Hold Time Referenced to RAS	0	—	0	—	0	—	0	—	ns	8
16	t _{ROH}	RAS Hold Time Referenced to OE	10	—	10	—	15	—	20	—	ns	
17	t _{OAC}	Access Time from OE	—	20	—	20	—	20	—	25	ns	
18	t _{CAC}	Access Time from CAS	—	20	—	20	—	20	—	25	ns	5,6
19	t _{RAC}	Access Time from RAS	—	60	—	70	—	80	—	100	ns	3,4,5
20	t _{AA}	Access Time from Column Address	—	30	—	35	—	40	—	50	ns	5,7
21	t _{LZ}	OE or CAS to Output Low Impedance	0	—	0	—	0	—	0	—	ns	3
22	t _{HZ}	OE or CAS to Output High Impedance	0	20	0	20	0	20	0	20	ns	11
23	t _{AR}	Column Address Hold Time from RAS	50	—	55	—	60	—	75	—	ns	
24	t _{RAD}	RAS to Column Address Delay Time	15	30	15	35	15	40	20	50	ns	1
25	t _{CWL}	Write Command to CAS Lead Time	20	—	20	—	20	—	25	—	ns	
26	t _{WCS}	Write Command Set-up Time	0	—	0	—	0	—	0	—	ns	9
27	t _{WCH}	Write Command Hold Time	15	—	15	—	15	—	20	—	ns	
28	t _{WP}	Write Command Pulse Width	15	—	15	—	15	—	20	—	ns	11
29	t _{WCR}	Write Command Hold Time from RAS	50	—	55	—	60	—	75	—	ns	
30	t _{RWL}	Write Command to RAS Lead Time	20	—	20	—	20	—	25	—	ns	
31	t _{DS}	Data-In Set-up Time	0	—	0	—	0	—	0	—	ns	10
32	t _{DH}	Data-In Hold Time	15	—	15	—	15	—	20	—	ns	10
33	t _{WOH}	Write to OE Hold Time	20	—	20	—	20	—	25	—	ns	
34	t _{OED}	OE to Data Delay	20	—	20	—	20	—	25	—	ns	
35	t _{RWC}	Read-Modify-Write(RMW) Cycle Time	175	—	185	—	205	—	245	—	ns	

HY534256 262,144×4-Bit CMOS DRAM

T-46-23-17

#	SYMBOL	PARAMETER	HY534256								UNIT	NOTE
			60		70		80		10			
			MIN.	MAX.	MIN.	MAX.	MIN.	MAX.	MIN.	MAX.		
36	t _{CWD}	$\overline{\text{CAS}}$ to $\overline{\text{WE}}$ Delay	50	—	50	—	50	—	60	—	ns	9
37	t _{RWD}	$\overline{\text{RAS}}$ to $\overline{\text{WE}}$ Delay	90	—	100	—	110	—	135	—	ns	9
38	t _{AWD}	Column Address to $\overline{\text{WE}}$ Delay	60	—	65	—	70	—	85	—	ns	9
39	t _{PC}	Fast Page Mode Read or Write Cycle Time	40	—	40	—	45	—	55	—	ns	
40	t _{PCM}	Fast Page Mode Read-Modify-Write Cycle Time	95	—	95	—	100	—	115	—	ns	
41	t _{CP}	$\overline{\text{CAS}}$ Precharge Time	10	—	10	—	10	—	10	—	ns	
42	t _{RAL}	Column Address to $\overline{\text{RAS}}$ Lead Time	30	—	35	—	40	—	50	—	ns	
43	t _{CPA}	Access Time from Column Precharge	—	35	—	35	—	40	—	50	ns	12
44	t _{DHR}	Data-In Hold Time Referenced to $\overline{\text{RAS}}$	50	—	55	—	60	—	75	—	ns	
45	t _{CSR}	$\overline{\text{CAS}}$ Set-up Time($\overline{\text{CAS}}$ Before $\overline{\text{RAS}}$ Cycle)	5	—	5	—	5	—	5	—	ns	
46	t _{RPC}	$\overline{\text{RAS}}$ to $\overline{\text{CAS}}$ Precharge Time	0	—	0	—	0	—	0	—	ns	
47	t _{CHR}	$\overline{\text{CAS}}$ Hold Time($\overline{\text{CAS}}$ Before $\overline{\text{RAS}}$ Cycle)	15	—	15	—	15	—	20	—	ns	
48	t _T	Transition Time(Rise and Fall)	3	50	3	50	3	50	3	50	ns	13
49	t _{REF}	Refresh Interval(512 Cycle)	—	8	—	8	—	8	—	8	ms	
50	t _{RASP}	$\overline{\text{RAS}}$ Pulse Width(Fast Page Mode)	60	100K	70	100K	80	100K	100	100K	ns	
51	t _{CPT}	$\overline{\text{CAS}}$ Precharge Time (CBR Counter Test Cycle)	40	—	40	—	40	—	50	—	ns	

NOTES:

- Operation within the t_{RAD(max.)} limit insures that t_{RAC(max.)} can be met. t_{RAD(max.)} is specified as a referenced point only. If t_{RAD} is greater than the specified t_{RAD(max.)} limit, then the access time is controlled by t_{CAC}.
- Operation with in the t_{RCD(max.)} limit insures that t_{RAC(max.)} can be met. t_{RCD(max.)} is specified as a referenced point only. If t_{RCD} is greater than the specified t_{RCD(max.)} limit, then the access time is controlled by t_{CAC}.
- Assume t_{RAD} ≤ t_{RAD(max.)}. If t_{RAD} is greater than t_{RAD(max.)} then t_{RAC} will increase by the amount that t_{RAD} exceeds t_{RAD(max.)}.
- Assume t_{RCD} ≤ t_{RCD(max.)}. If t_{RCD} is greater than t_{RCD(max.)} then t_{RAC} will increase by the amount that t_{RCD} exceeds t_{RCD(max.)}.
- Measured with a load equivalent to two TTL loads and 100 pF.
- Assumes that t_{RCD} ≥ t_{RCD(max.)}, t_{RAD} ≤ t_{RAD(max.)}.
- Assumes that t_{RCD} ≤ t_{RCD(max.)} and t_{RAD} ≥ t_{RAD(max.)}.
- Either t_{RRH} or t_{RCH} must be satisfied for a read cycle.
- t_{WCS}, t_{RWD}, t_{CWD} and t_{AWD} are not restrictive operating parameters. They are included in the data sheet as electrical characteristics only: If t_{WCS} ≥ t_{WCS(min.)}, the cycle is an early write cycle and the data out pin will remain open circuit (high impedance) throughout the entire cycle: if t_{RWD} ≥ t_{RWD(min.)}, t_{CWD} ≥ t_{CWD(min.)} and t_{AWD} ≥ t_{AWD(min.)}, the cycle is a read/write and the data output will contain data from the selected cell: if neither of the above sets of conditions is satisfied, the condition of the data out (at access time) is indeterminate.
- t_{DS} and t_{DH} are referenced to the latter occurrence of $\overline{\text{CAS}}$ or $\overline{\text{WE}}$.
- t_{HZ} define the time at which the data output achieves the open circuit condition and is not referenced to the output voltage levels.
- Access time is determined by the longer of t_{AA}, t_{CAC}, or t_{CPA}.
- V_{IL(max.)} and AC measurements assume t_r = 5ns.
- An initial pause of 200μs is required after power-up and followed by a minimum of 8 initialization cycles (any combination of cycles containing a $\overline{\text{RAS}}$ clock such as $\overline{\text{RAS}}$ -only refresh). 8 initialization cycles are required after extended period of bias without clocks.

CAPACITANCE

(T_A = 25 °C, V_{DD} = 5V ± 10%, V_{SS} = 0V, unless otherwise noted)


SYMBOL	PARAMETER	TYP.	MAX.	UNIT
C _{IN1}	Address, Data input	—	5	pF
C _{IN2}	$\overline{\text{RAS}}$, $\overline{\text{CAS}}$, $\overline{\text{WE}}$, $\overline{\text{OE}}$	—	7	pF
C _{IN3}	Data Out	—	7	pF

NOTE: Capacitance is measured at worst case of voltage levels with a programmable capacitance meter.


T-46-23-17

TIMING DIAGRAMS

READ CYCLE



EARLY WRITE CYCLE




3


HY534256 262,144×4-Bit CMOS DRAM

T-46-23-17

WRITE CYCLE (OE CONTROLLED)




READ-MODIFY-WRITE CYCLE



HY534256 262,144×4-Bit CMOS DRAM


T-46-23-17

FAST PAGE MODE READ CYCLE



3


FAST PAGE MODE EARLY WRITE CYCLE



HY534256 262,144×4-Bit CMOS DRAM


T-46-23-17

$\overline{\text{CAS}}$ -BEFORE- $\overline{\text{RAS}}$ REFRESH CYCLE



3


$\overline{\text{CAS}}$ -BEFORE- $\overline{\text{RAS}}$ REFRESH COUNTER TEST CYCLE




HY534256 262,144×4-Bit CMOS DRAM

T-46-23-17

HIDDEN REFRESH CYCLE (READ)



HIDDEN REFRESH CYCLE (WRITE)



3

HY534256 262,144×4-Bit CMOS DRAM

T-46-23-17

FUNCTIONAL DESCRIPTION

The HY534256 is a CMOS dynamic RAM optimized for high data bandwidth and low power applications. The functionality is similar to a traditional dynamic RAM. The HY534256 reads and writes 4 bits of data at a time by multiplexing a 18 bit address into a 9 bit row and a 9 bit column address. The row address is latched by the Row Address Strobe ($\overline{\text{RAS}}$). The column address, however, flows through the internal address buffer and is latched by the Column Address Strobe ($\overline{\text{CAS}}$). Because access time is primarily dependent on a valid column address, the delay time between $\overline{\text{RAS}}$ and $\overline{\text{CAS}}$ can be long without affecting the access time.

MEMORY CYCLE

The memory cycle is initiated by bringing $\overline{\text{RAS}}$ low. Any memory cycle once initiated must not be ended or aborted prior to fulfilling the minimum t_{RAS} timing specification. This ensures proper device operation and data integrity. Additionally, a new cycle cannot be initiated until the minimum precharge time, t_{RP} , and t_{CP} has elapsed.

READ CYCLE

A read cycle is performed by maintaining the Write Enable ($\overline{\text{WE}}$) signal high during the $\overline{\text{RAS}}$ operation. The column address must be held for a minimum time specified by t_{AR} . Data out is controlled by the Out Enable ($\overline{\text{OE}}$) and $\overline{\text{CAS}}$ (See the write cycle description).

Data out becomes valid only when t_{RAC} , t_{AA} , t_{OAC} and t_{CAC} are all satisfied. Consequently, the access time is dependent upon the timing relationship among t_{RAC} , t_{OAC} and t_{CAC} are all satisfied.

WRITE CYCLE

A write cycle is performed by taking $\overline{\text{WE}}$ low during a $\overline{\text{RAS}}$ operation.

The column address is latched by $\overline{\text{CAS}}$. The input data must be valid at or before the falling

edge of $\overline{\text{WE}}$ or $\overline{\text{CAS}}$, whichever occurs last. Consequently, the write cycle can be $\overline{\text{WE}}$ controlled or $\overline{\text{CAS}}$ controlled depending upon the latter of $\overline{\text{WE}}$ or $\overline{\text{CAS}}$ low transition. In a $\overline{\text{CAS}}$ controlled write cycle (the leading edge or $\overline{\text{WE}}$ occurs prior to or coincident with the $\overline{\text{CAS}}$ low transition) the input/output (I/O) pin will be in the high impedance state at the beginning of the write function. Terminating the write action with $\overline{\text{CAS}}$ going high will maintain the I/O in the high impedance state, terminating with $\overline{\text{WE}}$ going high allows the output to go active, and $\overline{\text{OE}}$ must be brought high to allow for inputs on the I/O.

The HY534256 incorporates a self-timed write feature which simplifies the system interface and optimizes data bandwidth. After the write function has been initiated, the HY534256 internally completes the write action and unlatches the address and data latches. Thus, the latches are ready for the next input/output cycle. This eliminates the need for long address and data hold times during the write operation and allows a subsequent column address to be applied earlier. This minimizes a write pulse width, write precharge time, and hold time which provides maximum flexibility in system design.

REFRESH CYCLE

To retain data, 512 $\overline{\text{RAS}}$ refresh cycle are required in an 8 ms period. The refresh operation can be performed two ways:

1. Clocking each of 512 row address (A_0 through A_8) with $\overline{\text{RAS}}$ at least every 8 ms period. Any combination of $\overline{\text{RAS}}$ cycle such as read, write, read-modify-write, or $\overline{\text{RAS}}$ -only refresh cycle will perform a refresh.
2. $\overline{\text{CAS}}$ -before- $\overline{\text{RAS}}$ refresh cycle: If $\overline{\text{CAS}}$ go low prior to $\overline{\text{RAS}}$ go low, the chip enters $\overline{\text{CAS}}$ -before- $\overline{\text{RAS}}$ refresh cycle. The HY534256 will use an internal nine bits counter output as the source of the row address and will ignore the external address inputs.

This $\overline{\text{CAS}}$ -before- $\overline{\text{RAS}}$ refresh mode is a refresh only mode and no data access is

T-46-23-17

allowed. Also, the $\overline{\text{CAS}}$ -before- $\overline{\text{RAS}}$ refresh cycle does not cause device selection and the state of the data output pin will remain in a high impedance state.

In order to guarantee the reliable operation of $\overline{\text{CAS}}$ -before- $\overline{\text{RAS}}$ refresh mode, an internal counter test mode is provided. The user can use the counter test mode to write in a data pattern consecutively (512 write cycles) and, then verify the data which has been written by 512 consecutive read cycles.

DATA RETENTION MODE

The HY534256 offers a CMOS standby mode that is entered by causing the $\overline{\text{RAS}}$ clock to swing between a valid V_{IL} and an "extra high" V_{IH} within 0.2V of V_{DD} . While the $\overline{\text{RAS}}$ clock is at the "extra high" level, the HY534256 power consumption is reduced to the low I_{DDs} level. Overall I_{DD} consumption when operating in this mode can be calculated as follows :

$$I = \frac{(t_{RC}) \times (I_{\text{active}}) + (t_{RX} - t_{RC}) \times (I_{DDs})}{t_{RX}}$$

Where t_{RC} = Refresh Cycle Time
 t_{RX} = Refresh Interval/512

FAST PAGE MODE OPERATION

Fast page mode operation permits all 512 columns within a selected row of the device to be randomly accessed at a high data rate. Maintaining $\overline{\text{RAS}}$ low while successive $\overline{\text{CAS}}$ cycles are performed retains the row address internally, eliminating the need to reapply it. The column address buffer acts as transparent or flow through latch while $\overline{\text{CAS}}$ is high. Access begins from the valid column address rather than from $\overline{\text{CAS}}$, eliminating t_{ASC} and t_T from the critical timing path. $\overline{\text{CAS}}$ latches the address into column address buffer and acts as an output enable.

During this operation, read, write, and read-modify-write, or read-write-read cycles are possible at random or sequential address within a low. Following the entry cycle into fast page mode, access time is t_{AA} or t_{CAP} dependent. It

the column address is valid prior to or coincident by t_{CAP} as shown in figure 1. If the column address is valid after the rising edge of $\overline{\text{CAS}}$, then the access time is determined by the valid column address specified by t_{AA} . For both cases, the falling edge of $\overline{\text{CAS}}$ latches the address and enable the output.

Fast page mode provides a sustained data rate over 25 MHz for applications that require high data rate such as bit mapped graphics or high speed signal processing. The following equation can be used to calculate the data rate :

$$\text{Data Rate} = \frac{512}{t_{RC} + 511 \times t_{PC}}$$

DATA OUTPUT OPERATION

The HY534256 input/output(I/O) is controlled by $\overline{\text{OE}}$, $\overline{\text{CAS}}$, $\overline{\text{WE}}$ and $\overline{\text{RAS}}$. A $\overline{\text{RAS}}$ low transition enables data to transfer into and from a selected row address. A $\overline{\text{RAS}}$ high transition disables data transfer and will latch the output data if the output is enabled. After a memory cycle is initiated by a $\overline{\text{RAS}}$ low transition, a $\overline{\text{CAS}}$ low transition or a $\overline{\text{CAS}}$ low level enables the internal I/O data. A $\overline{\text{CAS}}$ high transition or a $\overline{\text{CAS}}$ high level disables the I/O data path and disables the output driver if the driver was enabled. A $\overline{\text{CAS}}$ low transition while $\overline{\text{RAS}}$ is high has no effect on the I/O data path, nor on the output driver.

An $\overline{\text{OE}}$ low transition or an $\overline{\text{OE}}$ low level enables the output driver when the I/O data path is enabled. An $\overline{\text{OE}}$ high transition or an OE high level disables the output driver, but does not disable the data when it has been enabled. A $\overline{\text{WE}}$ low level disables the output driver when a $\overline{\text{CAS}}$ low level occurs. If the $\overline{\text{WE}}$ low transition occurs after the $\overline{\text{CAS}}$ low transition such that the output driver is enable prior to the $\overline{\text{WE}}$ low transition, it is necessary to use $\overline{\text{OE}}$ to disable the output driver prior to the $\overline{\text{WE}}$ low transition to allow data in set-up time(t_{DS}). A $\overline{\text{WE}}$ high transition passes control of the output drive to $\overline{\text{OE}}$.

HY534256 262,144×4-Bit CMOS DRAM


T-46-23-17

POWER ON

An initial pause of 200 μ s is required after the application of V_{DD} power supply, followed by a minimum of eight initialization cycles (any combination of cycles containing a \overline{RAS} clock such as \overline{RAS} -only refresh cycle). Eight initialization cycles are required after extended periods of bias without clocks (greater than the refresh interval).

The V_{DD} current (I_{DD}) requirement of the HY534256 during power on is dependent upon the input levels of \overline{RAS} and \overline{CAS} . If $\overline{RAS} = V_{SS}$ during power on, the device would go into an active cycle and I_{DD} would exhibit large current transients. It is recommended that \overline{RAS} and \overline{CAS} track with V_{DD} or be held at a valid V_{IH} during power on.

FIGURE 1. FAST PAGE MODE ACCESS TIME DETERMINATION




HY534256 262,144×4-Bit CMOS DRAM


T-46-23-17

PACKAGE INFORMATION

- 20 PIN PLASTIC DUAL IN LINE PACKAGE - 300 MIL




UNIT : INCH(mm) MAX MIN



3

- 20/26 PIN SMALL OUTLINE J-FORM PACKAGE



UNIT : INCH(mm) MAX MIN

